A reduced size look up table for sinusoidal wave generation in digital modulators applications

Amean Al-Safi, L Alhafadhi


Digital Modulators is one of the areas that have received great attention recently due to the tremendous developments in Radio Frequency (RF) frond ends and system on chips (soc) architecture in general. Building any kind of digital modulators using soc type Field Programmable Gate Array (FPGA), like ZYBO, depends heavily on how the carrier signal got generated since it consumes a lot of utilization recourses. This paper presents a new method of generating sinusoidal carrier signal based on Direct Digital Synthesizer (DDS) concept using small size Look Up Table (LUT). 64 samples of a quarter period of the sine wave signal were stored in a fixed point format in small LUT to generate the carrier at the desire frequency. The paper used Very high speed integrated circuit Hardware Descriptive Language (VHDL) without the help of DSP Builder Tools or XILINX System Generator. The suggested method was tested by building simple modulators like On-Off Keying (OOK) and Amplitude Shift Keying (ASK). Low utilization was achieved as compared to other implementation methods.


Digital Modulators; DDS; LUT; Sinusoidal Carrier Generation ZYBO

Full Text:



J. Mitola, “Software radios-survey, critical evaluation and future directions,” in Proceedings of IEEE National Telesystems Conference, 1992, pp. 13/15-13/23.

J. Mitola, “The software radio architecture,” IEEE Communications Magazine, vol. 33, pp. 26-38, 1995.

C. Erdogan, I. Myderrizi and S. Minaei, “FPGA Implementation of BASK-BFSK-BPSK digital modulators,” IEEE Antennas and Propagation Magazine, vol. 54, no. 2, pp. 262-269, April 2012.

S. O. Popescu, A. S. Gontean and G. Budura, “BPSK system on Spartan 3E FPGA,” in Proceedings of IEEE 10th International Symposium on Applied Machine Intelligence and Informatics (SAMI), pp. 301-306, 2012.

F. Quadri and A. D. Tete, “FPGA implementation of digital modulation techniques,” in Proceedings of IEEE International Conference on Communications and Signal Processing (ICCSP), Melmaruvathur, India, pp. 913-917, 2013.

A. Al-Safi and B. Bazuin, “'FPGA based implementation of BPSK and QPSK modulators using address reverse accumulators,” in Proceedings of the 7th IEEE Annual Ubiquitous Computing, Electronics & Mobile Communication Conference, Columbia University, New York City, USA, October 20 – 22, 2016.

A. Al-Safi and B. Bazuin, “Toward digital transmitters with ASK and QAM implementation examples,” in Proceedings of the 7th IEEE Annual Computing and Communication Workshop and Conference (CCWC), Hotel Stratosphere, Las Vegas, USA,9 - 11 January 2017.

K. Feher et al.: US Patents 4,567,602; 4,339,724; 4,644,565; 5,491,457; 5,784,402 and Canadian Patents: 1,211,5017; 1,130,871; 1,265,851 and post-patent improvements, including Digcom’s proprietary ‘know-how’ and other US and international patents pending/in applications-in-process.

T. Adiono, N. Ahmadi, A. P. Renardy, A. A. Fadila and N. Shidqi, “A pipelined CORDIC architecture and its implementation in alldigital FM modulator-demodulator,” in Proceedings of IEEE 6th Asia Symposium on Quality Electronic Design (ASQED), Kula Lumpur, Malaysia, pp. 37-42, 2015.

Digilent FPGA Zybo Zynq-7000 ARM/FPGA SoC Trainer Board, http://store.digilentinc.com/zybo-zynq-7000-arm-fpga-soc-trainer-board/

DOI: http://dx.doi.org/10.21533/pen.v6i2.171


  • There are currently no refbacks.

Copyright (c) 2018 Amean Al-Safi

Creative Commons License
This work is licensed under a Creative Commons Attribution 4.0 International License.

ISSN: 2303-4521

Digital Object Identifier DOI: 10.21533/pen

Creative Commons License
This work is licensed under a Creative Commons Attribution 4.0 International License